projects / xen.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4aedd96) | patch
x86/spec_ctrl: Add Hygon Dhyana to the respective mitigation machinery
authorPu Wen <puwen@hygon.cn>
Thu, 4 Apr 2019 13:46:33 +0000 (21:46 +0800)
committerAndrew Cooper <andrew.cooper3@citrix.com>
Thu, 6 Jun 2019 14:28:21 +0000 (15:28 +0100)
commit5b516f02921391dd6c4737aef1c10a540af100d1
tree5d3aed426ca6b3952e851138e4c853e31663ee69tree | snapshot
parent4aedd96d8d237a0347d01f32d4ca7ece77784f9dcommit | diff
x86/spec_ctrl: Add Hygon Dhyana to the respective mitigation machinery

The Hygon Dhyana CPU has the same speculative execution as AMD family
17h, so share AMD Retpoline and PTI mitigation code with Hygon Dhyana.

Signed-off-by: Pu Wen <puwen@hygon.cn>
Acked-by: Jan Beulich <jbeulich@suse.com>
[Rebase over 0cd074144cb "x86/cpu: Renumber X86_VENDOR_* to form a bitmap"]
Signed-off-by: Andrew Cooper <andrew.cooper3@citrix.com>
xen/arch/x86/spec_ctrl.c diff | blob | history
Unnamed repository; edit this file 'description' to name the repository.